

# Low power high performance Hardware architecture for edge-oriented image Demosaicing

P Srikanth Reddy

Assistant Professor, Dept of ECE, KLEF, Vijayawada, India

## Abstract

Colour filter array interpolation, also known as demosaicking and 'debayering,' is a crucial process in technology still camera systems for image restoration. This paper introduces an effective very-large-scale integration (VLSI) architecture for colour interpolation, as well as an edge-oriented demosaicking procedure. To capture the colour difference and edges, the architecture employs basic operations (addition, subtraction, transfer, and comparator), but also nearest nearby pixels. The proposed design only needs four lines of line buffering, resulting in a low hardware cost. Extensive tests showed that the proposed technique retained edge features and worked well quantify. Including performances of high visual consistency The proposed architecture achieved better image quality than previous VLSI implementations. According to the synthesis findings, the proposed design will process 200 million samples per second using Taiwan Semiconductor Manufacturing Company's 0.18-m technology..

**Key Words:** Inductance, capacitance, operating frequency, variable radiation, enhancement, radiation cancellation.

## 1. INTRODUCTION

The acetylsalicylic acid CFA pattern is the most popular [1]. (Fig. 1). The acetylsalicylic acid series uses a quincunx grid to calculate the beginner channel and rectangular grids to measure the red and blue channels [2]. The acetylsalicylic acid CFA pattern used is used in this paper. Architect and tam-o'-shanter [3] suggested a realistic approach. Signal correlation is used for the CFA interpolation system (ECI). In [4], projected an efficient colour-difference-based interpolation methodology that used color distinction planes and neighboring picture element info for interpolation. projected a grip strength filter (ESF) methodology [5] to To prevent

applying the constant colour distinction rule through the edge structures, figure out the original novice channel interpolation route. Chen et al. projected a demosaicking method that mixes voting-based edgethough not measuring, path detection with weighting-based interpolation




Fig.1 Bayer CFA pattern

the insertion headings erroneously in an incredibly progressed area. Multiscale inclinations based CFA insertion, offered in [7], utilizes multiscale shading slopes to adaptively blend the shading differentiation gauges from changed headings. In [8], m Chen and stream projected an effective demosaicking algorithmic program (EDA) that identifies the sting qualities to get right loads for picture introduction. A multi-directional weighted insertion procedure, offered, joined the insertion strategy of partner eight-course weighted introduction technique and a proficient refinement system by utilizing the angle converse weighted sifting procedure. The upgraded ECI (EECI) strategy was projected by waterway and Tan in [10]. They extended a productive subject to support ECI technique that utilizations picture spacial and otherworldly relationship. In [11], Chung related Chan offered an accommodative philosophy that utilizes the change of shading minor departure from very surprising edge bearings to lessen shading curios In a few reasonable applications, the demosaicking strategy is incorporated inside the camera, in this way a fair demosaicking procedure suitable for modest VLSI execution is required and the equipment cost is inconceivably indispensable. By and large, the cost of VLSI execution relies predominantly upon the predetermined memory and method quality.




Fig. 2. EODM dataflow

However, the resolution of modern camera images has progressed from VGA (640 480 pixels) to the current 4K max HD (4096 2160 pixels). The more important the picture, the more road buffering is needed.. Thusly, the predefined line buffering size picks the lines of line buffering, we will overall take five lines considering the way that the edge to less expensive ways and more prominent cost ways. From this time forward, these demosaicking ways can be assigned either more noteworthy cost addition ways.

A couple of less expensive demosaicking ways were projected in the past couple of years. added substance option (BI) [12] is that the most un-complex philosophy for picture generation. The excessively insignificant exertion tone demosaicking VLSI style projected by Chen et al. [13] uses gear sharing, limit sleuthing and cutoff reflect strategies. The gear cost was fundamentally lessened. The adaptable edge-improved interposition (EECP) strategy proposed by Chen and Ma [14] uses a grip locator, an anisotropic coefficient model, and a channel based compensator for decreasing memory needs and overhauling picture quality. In [15], Chen and stream offered an absolutely pipelined CFA expansion style (FPCD) that uses a straight deviation compensation, clearly embedded fresh concealing pixels, a breaking point identifier and a cutoff reflect machine improving the idea of a reproduced picture.

In [16], Shiau et al. proposed accomplice region gainful tone demosaicking subject (ACDS) for VLSI plan that uses edge data and between channel connections. The VLSI design is moderate once the resource sharing and pipeline-arranging approaches are used The imitated picture nature of less expensive techniques is for the most part poor, and will contain false tones, zipper impacts, or both. Then again, the more prominent cost expansion ways yield ostensibly fulfilling pictures. a couple time period applications embrace the demosaicking methodology inside the end-customer instrumentation, thusly, the interest for a positive, less expensive demosaicking strategy that is appropriate for less expensive VLSI execution has extended. Moderateness could be a fundamental idea once buying client electronic thing. For sensibility, ease is required. This paper bases on less expensive demosaicking methodology,

due to their straightforwardness and essential execution with a VLSI circuit. Furthermore, edge saving procedures square measure wide utilized in various automated picture measure fields [17]-[22], like picture deinterlacing [19], picture scaling [20], picture denoising [21]-[22] and a while later on. They used appropriate concealing information to yield higher picture quality or to avoid picture dark.

As per these essential thoughts, a novel edge-situated demosaicking procedure (EODM) and related VLSI engineering for advanced still cameras is given. the ideal line buffering of the arranged style is four lines; in this way, its equipment is of low cost. For a  $768 \times 512$  eight-digit CFA CORRESPONDING DIRECTIONS IN THE EODM check picture, EODM needs four lines ( $768 \times 4 \times 8$  pieces); a few progressed strategies cradle very eight lines. various For line buffering, they needed 25 lines. Stockpiling was minimised by a thousandth of a percent in our fashion. as well simple number-crunching tasks, like snake, subtractor, shifter, and comparator, were utilized. The remainder of this paper is coordinated as follows. Area II momentarily presents the arranged EODM. Segment III subtleties the proposed VLSI plan. Segment IV presents the VLSI implementation and correlations. Segment V offers the conclusion

## II. PROPOSED ALGORITHM

For CFA interpolation, the Bayer pattern was thought of, as utilized in [3]-[16]. The proposed EODM comprises four segments, to be specific a weighting directional shading contrast mini-computer (WDCDC), weighting edge indicator (WED), G-plane interpolator (GI), and R-plane and B-plane interpolator (RI&BI). Fig. 2 represents EODM plan idea. The four parts are portrayed in the accompanying areas

**Weighting Directional Colour Difference Calculator:**For genuine pictures, the differences of  $-RG$  and  $-BG$  are moderately level over little districts; this property is fitting for insertion. Along these lines, the insertion of the R, G, and B channels utilizes  $-RG$  and  $-BG$  data. Expect that the pixel to be demosaicked is situated at arrange and signified as  $P_{i,j}$ . According to the colour channel of  $P_{i,j}$ , the WDCDC can be divided into three cases: (1) interpolating the green channel value of  $P_{i,j}$  when the colour channel of  $P_{i,j}$  is R or channel; (2) interpolating the red or blue channel value  $P_{i,j}$  when the colour channel of  $P_{i,j}$  is B channel or R channel respectively; (3).interpolating the red or blue channel value of  $P_{i,j}$  when the colour channel of  $P_{i,j}$  is G channel.

In Case 1, if the colour channel of  $P_{i,j}$  is R channel, the horizontal Vertical colour variations can be measured with the aid of RG information and denoted as  $D_{i,j}^{HGR}$  and  $D_{i,j}^{VGR}$  respectively

$$D_{i,j}^{HGR} = (G_{i,j-1} + G_{i,j+1}) / 2 - (\bar{R}_{i,j-1} + \bar{R}_{i,j+1}) / 2 \quad (1)$$

$$D_{i,j}^{VGR} = (G_{i-1,j} + G_{i+1,j}) / 2 - (\bar{R}_{i-1,j} + \bar{R}_{i+1,j}) / 2 \quad (2)$$

H and V stand for horizontal and vertical, respectively. directions, respectively.  $\bar{R}_{i,j-1}, \bar{R}_{i,j+1}, \bar{R}_{i-1,j}, \bar{R}_{i+1,j}$  are the estimates obtained by averaging two directional neighbour pixels.  $\bar{R}_{i,j-1} = (R_{i,j-2} + R_{i,j}) / 2$

To acquire more exact data on level and vertical shading contrasts, the proposed strategy utilized the distances between the nearest eight adjoining pixels and the middle pixel, and

$$\hat{D}_{i,j}^{HGR} = \begin{bmatrix} D_{i-2,j-2}^{HGR} & D_{i-2,j}^{HGR} & D_{i-2,j+2}^{HGR} \\ D_{i,j-1}^{HGR} & D_{i,j}^{HGR} & D_{i,j+1}^{HGR} \\ D_{i+2,j-1}^{HGR} & D_{i+2,j}^{HGR} & D_{i+2,j+1}^{HGR} \end{bmatrix} * W_d$$

determined the weighted normal of the directional shading contrasts. They are denoted as  $\hat{D}_{i,j}^{HGR}$  and  $\hat{D}_{i,j}^{VGR}$  respectively. The equations are expressed as

TABLE I FIVE POSSIBLE VALUES OF C AND THEIR CORRESPONDING DIRECTIONS IN THE EODM

Type	c	The chosen case
Normal Horizontal Edge	00	$0 \times \hat{E}^{Hor} \leq \hat{E}^{Var} \leq 4$
Slight Horizontal Edge	01	If $2 \times \hat{E}^{Hor} \leq \hat{E}^{Var} < 4 \times \hat{E}^{Hor}$
Normal Vertical Edge	10	$4 \times \hat{E}^{Var} \leq \hat{E}^{Hor} \leq 4$
Slight Vertical Edge	11	If $2 \times \hat{E}^{Var} \leq \hat{E}^{Hor} < 4 \times \hat{E}^{Var}$
No Edge	10	Otherwise

$$\hat{D}_{i,j}^{VGR} = \begin{bmatrix} D_{i-1,j-2}^{VGR} & D_{i-1,j}^{VGR} & D_{i-1,j+2}^{VGR} \\ D_{i,j-2}^{VGR} & D_{i,j}^{VGR} & D_{i,j+2}^{VGR} \\ D_{i+1,j-2}^{VGR} & D_{i+1,j}^{VGR} & D_{i+1,j+2}^{VGR} \end{bmatrix} * W_D$$

In other ways, the calculations for weighting directional colour variations are identical to (1)–(5). The two interpolators (GI and RI&BI) then interpolated the missing channels using these two results. A Weighting Edge Detector module was used to identify an edge for better image

quality. To get horizontal and vertical edges, the WED uses the effects of the previous move. The weighted average of the edges of the nearest two adjacent pixels and the middle pixel are chosen for a more accurate edge. In the first case, if the colour channel of  $P_{i,j}$  is R, the horizontal and vertical edges  $E_{i,j}^{HGR}$  are  $E_{i,j}^{VGR}$

### III. VLSI IMPLEMENTATION OF EODM:

EODM employs fixed-point operation modules, which include an adder (ADD), a subtractor (SUB), and multiplier (MULT) (SUB),




Fig. 3. Block diagram of VLSI architecture of the EODM




Fig. 4. RB architecture in the EODM.

shifter, and compare a tor (CMP), and requires four line cradles; hence, the expense of VLSI execution is low. For upgraded timing execution, the pipelined design was received to create a yield for each clock cycle. In the execution, the static irregular access memory (SRAM) used to store the four line cradles, and each line was  $768 \times 8$  pieces. The unique irregular access memory (DRAM) is utilized to cradle a whole picture. As indicated by the reproduction results acquired from Vivado xilinx [23], the entrance time for the SRAM was resolved to be roughly ns. Henceforth, five-stage pipelined design was embraced for the EODM. Fig. shows the square graph of the VLSI engineering for the EODM.

#### A. Line Buffer

For the EODM, a  $5 \times 7$  veil was received; subsequently, five checking lines were required. In the event that Is prepared, seven pixels of one line from  $i-2$  column,  $i-1$  line, I line,  $i+1$

line , and  $i+2$  line , are needed for demosaicking. By utilizing eight hybrid multiplexers, five filtering lines with four line supports were figured it out. As demonstrated in Fig. 4, line supports were intended to store the pixels at  $i-2$  column ,  $i-1$  line ,  $I$  line , and  $i+1$  line . To lessen the expenses and force utilization, each line support was carried out with a SRAM, rather than a progression of shifter registers.

**B. Register Bank**

The RB was utilized to store the pixel estimations of the current cover  $W$ . Fig. 4 shows its engineering, in which the registers are associated sequentially straight to give the pixel estimations of a line in  $W$ , and the middle keeps up the Bayer CFA picture esteem (  $P, j_i$  ) of the current pixel to be demosaicked.

**C. Weighing Directional Colour Difference Calculator:**

Fig. 3 shows the two-stage pipeline engineering of the WDCDC, in which  $P$  addresses current veil of  $P, j_i$  . The WDCDC was made out of six little modules. The modulē s CDC\_1, CDC\_2, and CDC\_3 were utilized to compute the directional shading distinction esteems in individually, as referenced in Section II.A. Fig. 5 shows a definite execution of CDC\_1 if the yield is as referenced in condition (1).

The modules WC\_1, WC\_2, and WC\_3 were utilized to produce the weighing directional shading contrasts, as referenced in Section II.A. Fig. 6 shows a definite execution of WC




Fig. 5. CDC\_1 (  $D_{i,j}^{H(a)}$  ) module architecture.




Fig. 6. WC\_1 module architecture.



### D.Colour Interpolator

Figure 3 illustrates the CI's two-stage pipeline architecture, as defined in Sections II.C and II.D. The estimated difference calculator (EDC) was used to measure the five possible colour difference values of  $D_j$ , as specified in (12) and the Form select (TS) module was used to select the type of tip (14). For Cases 1, 2, and 3, respectively, CI 1, CI 2, CI 3.

### IV Synthesis:



CDC Synthesis Report :



WC Synthesis:

### TS Synthesis:

### V IMPLEMENTATION:

In this project of implementing EODM ,we have implemented the basic parts such as adder, subtractor, shifter and comparator and the block diagrams of Colour Difference Calculator(CDC),Weighted Calculator(WC),Type Select(TS),Edge Directional Difference(EDD),Edge Directional Calculator(EDC),Line Buffer, Register bank, Colour Interpolator (CI)and here by the block diagram, we can say that the CDC and WC implements the Weighing Directional Colour Difference Calculator and EDD implements the Weighted







Edge Difference(WED),and TS,EDC,CI implements the colour interpolator and here we want the adder of 8,9,10,11bits and here the left shift is multiplier and right shift is divider and here we are implementing the 8-bit full subtractor and n- bit full adder and comparator and by using these modules we implement the basic modules in vivado Xilinx and in verilog language and we implemented the line buffer in python and got the pixel values and we implemented that in ip catalog and block memory generator in that we will upload the pixel data into this.

## Results

### EDD Simulation



### WC Output



## CONCLUSION:

This paper presents great VLSI execution for demosaicking. The broad test results uncover that the proposed configuration accomplished brilliant execution in quantitative assessment and visual quality. For constant applications, a five-stage pipeline engineering was created and executed for the EODM. The VLSI engineering of the proposed configuration yielded a preparing pace of roughly 200 MP/s by utilizing the TSMC0.18- $\mu$ m innovation. For a 768 $\times$ 512 8-digit CFA test picture, just four lines (768 $\times$ 4 $\times$ 8 pieces) were needed for line buffering. Most exceptional techniques cradle in excess of eight lines. Some of them required 25 lines for line buffering. In the proposed plan, the capacity was decreased by over half. Since the proposed configuration required four lines for line buffering, it is entirely reasonable for various continuous applications. The future work will zero in on improving the handling execution and building up the ongoing video application which is appropriate for activity cameras and wearable gadgets.

## REFERENCES

- [1] Y. S. Huang and S. Y. Cheng, "An Effective Colour- Difference- Based Demosaicking Method," *J. Mar. Sci. Technol.*, vol. 21, no. 6, pp. 623-630, 2013.
- [2] Pekkucusen and Y. Altunbasak, "Edge Strength Filter Based Colour Filter Array Interpolation," *IEEE Trans. Image Process*, vol. 21, no. 1, pp. 393-397, Jan. 2012.
- [3] X. Chen, G. Jeon and J. Jeong, "Voting-based directional interpolation method and its application to still colour image demosaicking," *IEEE Trans. Circuits Syst. Video Technol.*, vol. 24, no. 2, pp. 255-262, Feb. 2014.
  - a. W.-J. Chen and P.-Y. Chang, "Effective demosaicking algorithm based on edge property for colour filter arrays," *Digit. Signal Process*, vol. 22, no. 1, pp. 163-169, Jan. 2012.
- [4] . L. Chang and Y. Tan, "Effective use of spatial and spectral correlations for colour Filter Array Demosaicking," *IEEE Trans. Consum. Electron.*, vol. 50, no. 1, pp. 355-365, Feb. 2004.

- [6] K. H. Chung and Y. H. Chan, "Colour Demosaicing Using Variance of Colour Differences," *IEEE Trans. Image Process*, vol. 15, no. 10, pp. 2944-2955, Oct. 2006.
- a. R. Ramanath, W.E. Snyder, G.L. Bilbro, and W.A. Sander III, "Demosaicking methods for Bayer colour arrays," *J. Electron. Image*, vol. 11, no. 3, pp. 306–315, Jul. 2002.
  - b. S. L. Chen, H. R. Chang and T. L. Lin, "Ultra-low-cost colour demosaicking VLSI design for real-time video applications," *Electron. Lett.*, vol. 50, no. 22, pp. 1585–1587, Oct.2014.
  - c. S. L. Chen and E. D. Ma, "VLSI Implementation of an Adaptive Edge- Enhanced Colour Interpolation Processor for Real-Time Video Applications," *IEEE Trans. Circuits Syst. Video Technol.*, vol. 24, no. 11, pp. 1982-1991, Nov. 2014.
- [7] S. L. Chen and H. R. Chang, " Fully Pipelined Low-Cost and High-Quality Colour Demosaicking VLSI Design for Real-Time Video Applications," *IEEE Trans. Circuits Syst. II*, vol. 62, no. 6, pp. 588-592, Jun. 2015.
- [8] Y. H. Shiau, P. Y. Chen, and C. W. Chang, "An area-efficient colour demosaicking scheme for VLSI architecture," *Int. J. Innov. Comput., Inf. Control*, vol.7, no.4, pp.1739- 1752, Apr. 2011.
- [9] xiii. W. K. Pratt, *Digital Image Processing*. New York: Wiley- Interscience, 1991.
- [18] R. C Gonzalez and R. E. Woods, *Digital Image Processing*, 2/e, Prentice Hall, 2002.
- a. Chih-Yuan Lien, Chung-Ping Young, and Pei-Yin Chen, "A Hybrid Image Restoring Algorithm for Interlaced Video," *IEEE Signal Process. Lett.*, vol. 16, no. 3, pp. 223–226, Mar. 2009.
  - b. Pei-Yin Chen, Chih-Yuan Lien, and Chi-Pin Lu, "VLSI Implementation of an Edge-Oriented Image Scaling Processor," *IEEE Trans. Very Large Scale Integer. (VLSI) Syst.*, vol. 17, no. 9, pp. 1275–1284, Sep. 2009.