AN EFFICIENT DESIGN OF MULTIPLIER CIRCUIT USING WALLACE TREE REDUCTION TECHNIQUE IN BICMOS LOGIC. IJFANS [Internet]. 2022 Jan. 1 [cited 2026 Aug. 27];11(11):3829-35. Available from: http://ijfans.org/index.php/Journal/article/view/12021