“Design and Implementation of High-Speed Vedic Multiplier Architectures Using Optimized Adder Topologies for Efficient VLSI Systems”. International Journal of Food and Nutritional Sciences, vol. 11, no. 11, Jan. 2022, pp. 2413-21, http://ijfans.org/index.php/Journal/article/view/12736.