“AN EFFICIENT DESIGN OF MULTIPLIER CIRCUIT USING WALLACE TREE REDUCTION TECHNIQUE IN BICMOS LOGIC”, IJFANS, vol. 11, no. 11, pp. 3829–3835, Jan. 2022, Accessed: Aug. 27, 2026. [Online]. Available: http://ijfans.org/index.php/Journal/article/view/12021