“Design and Implementation of High-Speed Vedic Multiplier Architectures Using Optimized Adder Topologies for Efficient VLSI Systems” (2022) International Journal of Food and Nutritional Sciences, 11(11), pp. 2413–2421. Available at: http://ijfans.org/index.php/Journal/article/view/12736 (Accessed: 26 August 2026).