AN EFFICIENT DESIGN OF MULTIPLIER CIRCUIT USING WALLACE TREE REDUCTION TECHNIQUE IN BICMOS LOGIC. IJFANS. 2022;11(11):3829-3835. Accessed August 27, 2026. http://ijfans.org/index.php/Journal/article/view/12021